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ABSTRACT
An analog adaptive lter for response correction of a load cell
sensor is presented. The lter employs only transistors and
therefore it can be integrated using digital CMOS technology,
which is suitable for System-on-Chip applications. To achieve
adaptive compensation over a wide range of measurand, a
novel CMOS multiplier was developed. The analog adaptive
lter has been simulated using 0:35m 3.3V BSim3v3 CMOS
foundry models and found to perform eective compensation.
1. INTRODUCTION
Some sensors, such as load cells, have an oscillatory output,
which needs time to settle down. It is therefore necessary
to determine the value of the measurand while the output
is still in oscillation. Load cells are used in a variety of in-
dustrial weighing applications such as vending machines and
checkweighing systems. Since the measurand contributes to
the load cell response characteristics, a compensation lter is
required to track variation in measurand whereas a simple,
xed lter is only valid at one specic load value. A number
of methods, including digital adaptive techniques [1] and arti-
cial neural network [2] have been reported for sensor compen-
sation, which basically employ digital signal processing chips
to implement the required ltering algorithms. Recently, ana-
log adaptive techniques [3, 4] have been used to perform ef-
fective sensor response correction, with the main benets of
smaller size, lower complexity and lower power consumption
compared to digital techniques.
In recent years, the quest for smaller and cheaper electronic
systems has led manufactures to integrate systems onto a
single chip (Systems on Chip, SoC). In the sensor research
community, eorts have focused on making silicon-based sen-
sors and circuit designers investigate techniques to develop
CMOS compatible analog electronic circuits [5, 6, 7] because
this is dominant processing technology for integrated circuits
and systems. Despite the eectiveness of the op-amp based
compensation lter reported in [4], the lter is not compatible
with digital CMOS technology since it contains resistors and
capacitors. This limits its applications in SoCs, and therefore,
the motivation of this research is to develop and implement
an analog lter for senor compensation, which is compatible
with CMOS technology. It should be noted that traditionally
the switched-capacitor technique has been employed exten-
sively to integrate the analog portion of mixed-signal chips.
However, switched-capacitors are not fully compatible with
the digital CMOS process and as technology advances fur-
ther, the drawbacks of switched-capacitor are becoming more
signicant [8]. The switched-capacitor technique requires high
quality capacitors usually implemented using two polysilicon
layers. The second layer is not required in wholly digital cir-
cuits and often it is not available, particularly in deep submi-
cron technology used to fabricate SoCs.
This paper shows that it is possible to design and implement
an analog adaptive lter capable of eectively correcting the
sensor response without the use of oating capacitors. The
proposed lter consists entirely of transistors and therefore it
is suitable for integration using standard digital CMOS pro-
cess (single polysilicon). The lter is designed using switched-
current (SI) techniques, which exploit the ability of a MOS
transistor to maintain its drain current, when its gate is open-
circuited, through the charge stored on the parasitic gate oxide
capacitance, and without the explicit need for designed capac-
itors [9]. SI techniques are increasingly being applied to sensor
applications [5, 7]. The application of SI to dynamic sensor
compensation has not been addressed in the literature, and is
therefore the main aim of this paper.
2. SENSOR RESPONSE CORRECTION
The general principle of sensor response correction, in order
to eliminate oscillatory sensor output, involves cascading a
lter, having the reciprocal characteristic of the sensor, with
it(Fig.1). Therefore, the transfer function of the whole system
is \unity", which means that any changes in the input transfer
to the output without distortion. It has been shown that the
load cell can be modelled as a 2
nd order system [1]:
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Where m is the mass being weighed, m0 is the eective mass of
the sensor, c is the damping factor, k is the spring constant,
and F(t) is the force function. Equation (1) shows that m
aects all characteristics of the sensor such as gain factor, A,
quality factor, Q, and natural frequency, !0. Equation (1)
yields a pair of complex conjugate poles a  jb where
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Thus the zeros of the adaptive lter, which are the poles of
the sensor, can be found. The parameter m is unknown in the
Figure 1: Principle of sensor response correctionrst instance when a new measurement begins. Therefore the
parameters of the adaptive lter can not be set to appropriate
values in order that the lter behaves as an inverse system.
Hence, an adaptive rule is required to modify the parameters
of the adaptive lter according to the value of measurand, m.
Usually, in classic adaptive techniques, an adaptive algorithm,
such as least mean squares (LMS) method, updates the pa-
rameters of the adaptive lter to minimize a cost function.
However, (1) shows that, for a load cell, the suitable lter has
a pair of conjugate zeros, z1;2 = ajb, where, a and b can be
considered as the parameters of adaptive lter and the rela-
tionship between them and the load is expressed in (2). The
adaptive compensation operation is shown in Fig.2.
Figure 2: Adaptive sensor response correction diagram
So far the zeros of the 2
nd order compensation lter have been
examined. In order that the analog lter can be realized, it is
necessary to add at least two poles to the lter. The values
of these poles can be determined practically. These poles are
selected so that the output of the lter quickly reaches its
steady-state value with minimum oscillation. The transfer
function of the compensation lter is:
H(s) =
(m + m0)  s
2 + c  s + k
s2 + 87:5s + 0:0004
(3)
The transfer functions of the compensation lter, (3), is a
biquadratic function. The problem is how to make it adaptive
and from design simplicity point of view, it is necessary to
have only one lter component to track changes in m without
any inuence on the other characteristics of the lter. How to
achieve this with CMOS transistor alone circuits is discussed
in the next section .
3. ADAPTIVE COMPENSATION FILTER
Amongst the various biquadratic structures, the integrator
based biquad [9], shown in Fig.3, has been chosen. It con-
sists of current mirrors, memory cells and switches, which are
driven by two non-overlapping clock pulses, 1 and 2. With
this biquad, it is possible to track variation in the measurand
by controlling a single lter parameter. The s-domain transfer
function of the biquad circuit is:
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where D = 24   23 + 4, T is the clock period and each
i is the ratio of two currents in the lter circuit. Comparing
(4), with the compensation lter transfer function, (3), gives:
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Figure 3: Integrator-based biquadratic lter [9]
Equation (5) conrms that only one lter parameter, 6, is
proportional to m. Examining Fig.3 shows that 6 is a coef-
cient for the lter input current ( I6 = 6Iin ) and in the
adaptive case it should be I6 = 6(m)Iin. In our current-
mode lter, the output current, Io, displays the load cell mea-
surand, m, therefore having 6 proportional to m is equivalent
to control the lter input current by a variable gain propor-
tional to the lter output current. This means that a current
multiplier is needed to make an adaptive compensation lter.
This is claried schematically in Fig.4.
Figure 4: Adaptive compensation lter block diagram
The design procedure involves determining the parameters of
a xed lter, i, and then using a current multiplier block
(Fig.4) to make it adaptive. From experimental data for a
particular load cell [2] the damping factor c, spring constant
k, and the eective mass of the load cell m0, are 3.5, 2700 Pa,
and 0.1 kg, respectively. In addition, m is considered to be 1
kg, which is an arbitrary choice. The lter parameters, i, are
implemented by [
W
L ] of the transistors in the current mirrors.
The clock period, T, aects the spread of the transistor sizes
for the lter. With T = 10
 2s and using (5) to (9), the
parameters of the compensation lter can be calculated as
shown in table 1. Choosing T = 10
 2s provides parameter
spread of 25:1, while for T = 10
 5s it is 3000000:1, which is
clearly impractical. It is worth noting that the load cell output
is oscillatory with low frequency (less than 30Hz), therefore
T = 10
 2s is a reasonable choice.
Table 1: Compensation lter parameters, T = 10
 2s
1 2 3 4 5 6
1 1 0.4 1.4 0.0519 1.556
To nd how 6 is related to m, it is calculated for dierent
values of m from 0:1kg to 1kg by using (5). Table 2 shows 6
for dierent values of m. It is possible to express the values
in table 2 as a linear relationship between 6 and m:
6 = 1:4816m + 0:074 (10)
To ensure the correct operation of the transistors in the lter
circuit, it is assumed that a load cell measurand of m = 1kg
corresponds to 10A output current. Therefore, with refer-
ence to Figs.4 and using (10), to have an adaptive compensa-
tion lter, a current multiplier with the following relationship
between its input and output is required.
I6 = 6  Iin = (0:14816Io + 0:074)  Iin (11)Table 2: Filter parameter 6 for dierent values of m
m[kg] 0.1 0.3 0.5 0.7 0.9 1
6 0.222 0.519 0.815 1.111 1.407 1.556
Figure 5: Current gain cell [10]
where Iin is input to the lter (output of the sensor), Io is
output of the lter and I6 is the current required for the
second integrator in the lter (Fig.3). The implementation of
(11) with CMOS transistors is discussed next.
3.1. Proposed Current Multiplier for Adaptive Filter
One approach to achieve multiplication of two signals x and y
is accomplished by evaluating their quadratic terms: (x+y)
2 
(x y)
2 = 4xy. With this base, in [10] a CMOS current gain
cell is proposed (Fig.5). It consists of a summer and subtractor
(S & S), a linear current to voltage convertor, and two matched
MOS transistors M1 and M2, which are assumed to perform
voltage-to-current conversion with a squaring characteristic.
I1 is the input current to be amplied and Ic is a current for
the gain control. These two currents are applied to the input
nodes of S & S. After i  ! v conversion, both voltages, R(Ic+
I1) and R(Ic   I1) are applied to M1 and M2, respectively.
Applying square-law characteristic to M1 and M2 yields:
Iom =

2
[R(Ic+I1) Vt]
2 

2
[R(Ic I1) Vt]
2 = 2R(IcR VT)I1
(12)
Where Iom is the output of the current gain cell, Vt is thresh-
old voltage and  is a process dependent constant.
To evaluate this current gain cell, transistor level simulation
was performed using MOS models including all high-order ef-
fects and realistic parameters of 0:35m CMOS process. The
following linear relationship of the cell input-output was ob-
tained for 8 < I1 < 55A and 0:2 < Ic < 8A:
Iom = 0:087(I1 + 33)(Ic + 0:263) (13)
Out of the above ranges, there is a nonlinear input-output
relationship because some of the transistors in the S & S are
leaving their saturation region. Whereas, for the adaptive
compensation lter, a current multiplier is needed with the
input-output relationship of (11) and the input current ranges
of 0 < Iin < 20A and 0 < Io < 10A, which are correspond
to 0 < m < 1kg. Since the load cell output (Iin) is oscilla-
tory, with the steady-state value of 10A, its peak could be as
much as 20A. To achieve these features, the block diagram
depicted in Fig.6 is proposed, which contains current mirrors
(b1, bc, bo and b11) and constant current sources (I01, I0c and
I0o). The aim of b1, I01 and I0c are to bring the range of the
multiplier input currents to the operating range of the current
gain cell. The following equations can be obtained from Fig.6:
I1 = b1Iin + I01 (14)
Ic = bcIo + I0c (15)
I6 = boIom   I0o   b11Io (16)
In order to nd the appropriate values for bc, b0, b11 and I0o,
the combination of (14), (15), (16) and (13) gives a relation-
ship for I6, which should be made equivalent to (11).
Figure 6: Proposed multiplier for adaptive compensation
Figure 7: Transistor-level realisation of Fig.6
The CMOS realisation of the block diagram of Fig.6 is shown
in Fig.7. The size of squaring characteristic transistors, M1
and M2 are equal and it is
W
L =
100m
10m and
W
L of transistors in
i  ! v convertors are
3m
10m. The other part of the circuit, in-
cluding S & S, are composed of current mirrors. The structure
of the current mirrors and the size of their transistors are de-
signed such that to be compatible with the the compensation
lter, which is explained in the next section.
3.2. CMOS Adaptive Compensation Filter
Current mirrors and memory cells in the lter aect the per-
formance of switched-current circuits and numerous designs
have been proposed to have improved cells [9]. In this work,
to improve transmission errors, due to the nite input con-
ductance and nonzero output conductance of transistors, high
compliance cascode memory cell and current mirror have been
used. The bias currents for the memory cells and NMOS mir-
rors are chosen to be J = 100A, which are provided by
PMOS mirrors of the same type and bias voltages (VbiasP,
VbiasCP and VbiasCN) can be produced by a separate bias
generation circuit. Dierent bias currents in the all current
mirrors can be altered easily by scaling all transistor widths.
In addition, the circuit needs to be preceded by a sample-
and-hold with multiple scaled output currents. All the lter
switches are implemented by NMOS transistors. The com-
plete adaptive compensation lter is shown in Fig.8, in which
the box marked " X " denotes the proposed multiplier circuit
of Fig.7 needed to achieve adaptive operation. As it can been
seen, the adaptive compensation lter consists of entirely of
transistors without using capacitors and resistors, which re-
tains the important advantage of being compatible with dig-
ital CMOS process. The combination of relatively large size
memory transistor and minimum geometry switch transistor
is chosen primarily to keep the eect of charge injection er-
rors at a reasonable level. However, the use of a reasonably
large memory transistor also has other performance benets,
such as lower output conductance, better matching and im-
proved current mirror resolution. Hence, the aspect ratio of
the memory transistors is considered to be
W
L =
30m
3m and for
the NMOS switch
W
L =
2m
0:35m.Figure 8: Adaptive compensation lter using only transistors
4. TEST AND RESULTS
To test the compensation lter, the output signal of the load
cell is needed. For CMOS transistor level simulation with Ca-
dence, a VerilogA behavioral modelling facility has been used,
which can produce load cell oscillatory current. A step exci-
tation current is applied to the load cell model whose output
has been applied to the compensation lter and according to
the amplitude of excitation current, the value of the (m+m0)
has been changed in the VerilogA model.
The circuit in Fig.8, including the multiplier circuit of Fig.7,
was simulated using Cadence with 0:35m 3.3V BSim3v3 CMOS
foundry models. Fig.9 shows the load cell output and the com-
pensation lter output for m = 0:1kg, which corresponds to
1A excitation current. To illustrate the capability of the
lter in tracking changes in m, Fig.10 shows the results for
m = 1kg corresponding to 5A excitation current. Clearly
these results show that fully CMOS adaptive compensation
lter can be used to correct the oscillatory output of the load
cell sensor. To indicate the eectiveness of using an adaptive
lter, a xed lter was also used for compensation. When the
excitation current is 5A, a xed lter suitable for m = 0:1kg
have been used and the input and output of the lter are de-
picted in Fig.11, which shows that the xed lter is unable to
perform the sensor response correction.
Figure 9: Input and output of the adaptive lter for m=0.1kg
Figure 10: Input and output of the adaptive lter for m=0.5kg
Figure 11: Input and output of non-adaptive lter (m=0.5kg)
5. CONCLUDING REMARKS
This paper has shown that it is possible to perform eective
response compensation of dynamic sensors using switched-
current techniques. The proposed analog adaptive lter em-
ploys only transistors without using passive elements and there-
fore compatible with digital CMOS process, which makes it
suitable for SoC applications. Adaptive response correction
is achieved by developing a new CMOS current multiplier
circuit. Transistor-level simulations of the adaptive compen-
sation lter, with realistic Spice transistor models, conrm the
eectiveness of the proposed technique.
6. REFERENCES
[1] W J Shi N M White and J E Brignell. 'Adaptive lters
in load cell response correction'. Sensors and Actuators
A, A 37-38:280{5, 93.
[2] A A Yasin and N M White. 'The application of arti-
cial neural network to intelligent weighing systems'. IEE
proc.- Science, Measur. and Tech., 146:265{9, Nov. 99.
[3] M. Jafaripanah B. M. Al-Hashimi and N. M. White.
'Load cell response correction using analog adaptive tech-
niques'. pages IV752{5, ISCAS, 2003.
[4] M. Jafaripanah B. M. Al-Hashimi and N. M. White. 'Ap-
plication of analog adaptive lters for dynamic sensor
compensation'. To be appear in IEEE Trans. on Instru.
and Measur., 54(1), Feb. 2005.
[5] A. Graupner J. Schreiter S. Getzla and R. Schuny.
'CMOS image sensor with mixed signal processor array'.
IEEE J. Solid-State Circuits., 38(6):948{57, June 2003.
[6] M. Sergio N. Manaresi F. Campi R. Canegallo M.
Tartagni R. Guerrieri. 'A dynamically recongurable
monolithic CMOS pressure sensor for smart fabric'. IEEE
J. Solid-State Circuits, 38(6):966{75, June 2003.
[7] C. Rubio S. Bota J. G. Macias J. Samitier. 'Modelling,
design and test of a monolothic integrated magnetic sen-
sor in a digital CMOS technology using a switched cur-
rent interface system'. Analog Integrated Circuits and
Signal Processing, 29:115{26, 2001.
[8] J. B. Hughes A. Worapishet and C. Toumazou.
'Switched-capacitors versus switched-currents'. pages
409{412. ISCAS, 2000.
[9] C. Toumazou J. B. Hughes and N. C. Battersby, editors.
'Switched-Current: An Analogue Technique for Digital
Technology'. IEE Peter Peregrinus Ltd., London,UK, 93.
[10] Z. Wang. 'Two CMOS large current-gain cells with
linearly variable gain and constant bandwidth'. IEEE
Trans. on circ. and syst. I: Fundamental theories and Ap-
plications, 39(12):1021{4, Dec. 92.